

Industry Leading High Rate/High Uniformity Blanket Silicon Etch Process for Via Reveal Applications using Rapier XE



©2014 SPTS Technologies - Confidential & Proprietary

SPTS & Advanced Packaging

SPTS



	1				
102.4 µm		A PROPERTY.	The second s	The second s	



Products	Packaging Application			
Etch	TSV Via reveal Plasma dicing			
CVD	Low temp TSV liners Via reveal			
PVD	TSV barrier & seed UBM/RDL FO-WLP			
Thermal	FO-WLP anneals Interposers Cu anneal			











Via Reveal Process Flow

SPTS



SPTS Products for VR Etch



This presentation and the information contained within it is the property of SPTS Technologies and is confidential. Any duplication, disclosure, distribution, dissemination or copying of this presentation or its contents or use for any purpose other than that for which it is supplied is strictly prohibited, without the prior written consent of SPTS Technologies.

SPTS

Rapier XE Module



- 'Dual Source' technology
- Recipe driven uniformity tuning
- High & uniform gas dissociation
 - Drives etch rate & uniformity
- ReVia[™] in-situ end-point detection
 - Down to 0.01% via density
- Wafer edge protection option
 - Protect bond layer & carrier
- Same hardware for TSV etching
 - Interposer, via middle & via last
- Oxide etch capability
 - eg. Spacer etching for via last



<1nm Si Smoothness Post Reveal



■ 9µm/min, ±1.8%, 180:1 selectivity





AFM customer data

Ra (average) <1nm Rt (total, peak to valley)<13nm

ReVia[™] End-point Detection



End-point Control Saves Money





Total 6µm etch

(40%)

This presentation and the information contained within it is the property of SPTS Technologies and is confidential. Any duplication, disclosure, distribution, dissemination or copying of this presentation or its contents or use for any purpose other than that for which it is supplied is strictly prohibited, without the prior written consent of SPTS Technologies.

(50%)

Only available with *in-situ* end-point detection (ReVia[™])

(45%)

Flexibility for 3D-IC Etching

SPTS

Multiple etches from single hardware set



© 2014 SPTS Technologies

Summary



- SPTS has highest performance, cost effective, etch solutions for Advanced Packaging
- Rapier XE delivers industry's highest etch rate & best uniformity
 - ≥8.5µm/min, ≤±3.5% uniformity
 - Lowest CoO, highest yield
- 'Dual source' approach allows recipe tuning of uniformity
 - Accounts for incoming residual Si thickness variations
- Smooth Si surfaces are available even at highest rate
 - Ra <1nm</p>
- ReVia[™] is the industry's only end-point detection for VR etching
 - Ensures wafer to wafer repeatability
 - Allows further cost take out due to 1µm tip height capability
 - Capability demonstrated through collaboration with IMEC
- Rapier technology also available for TSV & some oxide etch applications