










## **Industry Leading High Rate/High Uniformity Blanket Silicon Etch Process for Via Reveal Applications using Rapier XE**







Products	Packaging Applications
Etch	TSV Via reveal Plasma dicing
CVD	Low temp TSV liners Via reveal
PVD	TSV barrier & seed UBM/RDL FO-WLP
Thermal	FO-WLP anneals Interposers Cu anneal



# Via Reveal Process Flow



# SPTS Products for VR Etch




- ‘Dual Source’ technology
- Recipe driven uniformity tuning
- High & uniform gas dissociation
  - Drives etch rate & uniformity
- ReVia™ *in-situ* end-point detection
  - Down to 0.01% via density
- Wafer edge protection option
  - Protect bond layer & carrier
- Same hardware for TSV etching
  - Interposer, via middle & via last
- Oxide etch capability
  - eg. Spacer etching for via last



# <1nm Si Smoothness Post Reveal


- 9 $\mu$ m/min,  $\pm$ 1.8%, 180:1 selectivity




	#1 - 15 $\mu$ m Etch	#2 - 20 $\mu$ m Etch	#3 - 25 $\mu$ m Etch	#4 - Ref.
Center				
Rms / Ra / P-v (nm)	0.9 / 0.7 / 10.4	1.0 / 0.7 / 12.8	0.9 / 0.7 / 11.4	0.2 / 0.1 / 1.5

*AFM  
customer data*


**Ra (average) <1nm  
Rt (total, peak to valley) <13nm**



- Built-in compensation for incoming thickness variations




- Copes with low TSV densities
- <0.011%




Unique & robust end-pointing for any TSV layout or RST variance

# End-point Control Saves Money

## Standard approach



## Cost Reduced approach with ReVia™




Only available with *in-situ* end-point detection (ReVia™)



# Flexibility for 3D-IC Etching


- Multiple etches from single hardware set

## 'Conventional' TSVs




**Interposer TSV**

50 x 120  $\mu\text{m}$   
<160 nm Sc




20 x 160  $\mu\text{m}$   
<160 nm Sc




**Via Middle TSV**

10 x 100  $\mu\text{m}$   
<70 nm Sc




5 x 50  $\mu\text{m}$   
<6 nm Sc




**Via Last TSV**

Tapered  
100  $\mu\text{m}$  diam  
No scallops




**Via Last TSV  
Vertical**

50 x 100  $\mu\text{m}$   
<150 nm Sc




20 x 100  $\mu\text{m}$   
<150 nm Sc

## MEMS TSVs (Poly or W fill)






8 x 180  $\mu\text{m}$   
<200nm Sc




4 x 160  $\mu\text{m}$   
<50 nm Sc

## Via Last 'Spacer Etch'



## Via Reveal



- SPTS has highest performance, cost effective, etch solutions for Advanced Packaging
- Rapier XE delivers industry's highest etch rate & best uniformity
  - $\geq 8.5\mu\text{m}/\text{min}$ ,  $\leq \pm 3.5\%$  uniformity
  - Lowest CoO, highest yield
- 'Dual source' approach allows recipe tuning of uniformity
  - Accounts for incoming residual Si thickness variations
- Smooth Si surfaces are available even at highest rate
  - $R_a < 1\text{nm}$
- ReVia™ is the industry's only end-point detection for VR etching
  - Ensures wafer to wafer repeatability
  - Allows further cost take out due to  $1\mu\text{m}$  tip height capability
  - Capability demonstrated through collaboration with IMEC
- Rapier technology also available for TSV & some oxide etch applications