Search Results

Matches for your search: "hybrid bonding "

The Evolution of Interconnects in Microelectronics Packaging

Semiconductor packaging is a complex and evolving field, involving multiple disciplines. As a microelectronics packaging engineer, I focus on the “interconnect thread” from the chip to the system (Figure 1). To me, packaging is about interconnectivity (essentially). The primary function of packaging is to provide the interconnection from the IC...

IFTLE 571: Advancements in Process Tools and EDA for Chiplets

This week, we continue our look at the presentations at the IMAPS CHIPCon conference that was held at the end of July 2023. Here we focused on process tools and EDA for chiplets. Hybrid Bonding at Besi Besi is a global leader in equipment for advanced packaging assembly and equipment...

The Alphabet Soup of 3D Packaging

More than a few years ago, somewhere around 28nm, my working group was discussing the potential demise of “Moore’s Law”. The industry and international technology roadmap committee were struggling with hi-k metal gates, strain, FinFETs, and of course how lithography could keep shrinking. The designing and manufacturing of a system...

What is an XPU and Where Can I Get One?

Before I could start writing my blog post about the keynote talks delivered at the 2021 Virtual IMAPS Device Packaging Conference, I first had to find out what an XPU was. I’m often stymied by this industry’s penchant for acronyms and my journalistic need to write them out in the...

3D VLSI Open Workshop Showcases 3D IC Supply Chain Capabilities

Severine Cheramy, Director 3D Business Development, at CEA-Leti, recently brought key partners of Leti’s 3D-IC programs together at the 6th 3D VLSI Open Workshop to give an overview of their accomplishments and to demonstrate synergies between their joint efforts. The event took place in mid-October at The DoubleTree Hotel in...

Seen on the Scene at SEMICON Europa 2018

SEMICON Europa was an island in the vast sea of Electronica. It occupied one hall out of 18. But without that hall full of equipment, process, and material suppliers, the other 17 wouldn’t have any reason to exist. Think about that for a bit. There’s a reason “Semiconductors drive smart”...

2017 European 3D Summit: Making Advanced Packaging Great Again

Every year, I attend most of the events that are focused on 3D integration and related approaches to semiconductor advanced packaging. One thing that I’ve heard over the past year is that as 3D technologies move into manufacturing, it’s become difficult to recruit speakers who have fresh content. Notoriously slow...

3D ASIP 2015: 3D Manufacturing Processes from the Early Days to the Present

For the first time since the 3D Architectures for Semiconductor Integration and Packaging (3DASIP) Conference was established, the organizing committee decided to acknowledge the work of two researchers who were instrumental in developing the core processes that enabled 3D TSV development. In a brief ceremony, Dr. Phil Garrou presented 3DIC Pioneer...

EV Group Clears Key Barriers to 3D-IC/TSVs HVM with Breakthrough Fusion Wafer Bonding Solution

GEMINI®FB XT surpasses ITRS requirements for wafer bonding with up to 3X improvement in wafer-to-wafer alignment; enhanced productivity enables 50 percent increased throughput.  ST. FLORIAN, Austria, June 30, 2014—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today unveiled the...