Search Results

Matches for your search: "hybrid bonding "

Maximizing Protection of Flip Chip Interconnects with NCP and NCF

NCP and NCF Property Optimization Delivers High-Reliability Results Semiconductor package sizes are getting smaller and bump pitches narrower while the number of input/output (I/O) continues to increase.  The traditional flip chip process, which assembles the chip with copper (Cu) pillar interconnects to the substrate using a mass reflow technique, faces...

EV Group Recognized by Bosch as a Preferred Supplier of Semiconductor Equipment

EVG is the first semiconductor equipment supplier ever to receive Preferred Supplier status EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that it has been named a “Preferred Supplier” in the field of semiconductor by the Global...

From Macro to Micro: Learning Microelectronics Firsthand at StratEdge

I was fortunate enough to join StratEdge Corporation in May 2021 as an Engineering Technician working in the semiconductor packaging industry. I am currently an aerospace engineering student at Southwestern College and transferring to San Diego State next fall. In my time at StratEdge, I have had the opportunity to...

3D Turns up at the BiTS Workshop 2012

It wasn’t on the final agenda, but thanks to a last-minute presentation switch by BiTS Workshop keynoter Jim Feldhan, president of Phoenix-based Semico Research, 3D became a featured topic at this year’s event. For the past few years, BiTS General Chair, Fred Taber, has contracted me to conduct video interviews...

Everywhere you look, people are talking 3D

My head is spinning.  I just spent a few hours reading through all the latest 3D technology posts on various semiconductor news websites; something I find myself doing a lot more ever since I took on 3D-ICs.com. As editorial director of that site, it’s my job to sift through all...

And in My Spare Time…..

Things have been pretty crazy lately, what with wearing several hats and all. I spent two days in Silicon Valley last week visiting some companies on behalf of Chip Scale Review, and also at SEMI for an Advanced Packaging Committee meeting for SEMICON West to hammer out the 3D program. ...

Can cost-sharing accelerate 3D IC commercialization?

I’ve been talking a lot about the collaborative efforts in the form of open and closed consortia and joint development agreements that seem to be carrying 3D IC integration forward to market adoption. Another approach is a multi-project wafer program, in which participants cost-share to build multiple device prototypes...