Search Results

Matches for your search: "fan-out wafer level packaging "

IMAPS 2023 Symposium Planned for October 2-5, 2023 in San Diego, CA

The 56th International Symposium on Microelectronics (IMAPS 2023) will be held October 2-5, 2023, at the Town & Country Resort in San Diego, California. This jam-packed, annual conference brings together industry engineers, researchers and top experts involved in advanced packaging and microelectronics assembly.  Given the strength of the program, many...

Learning about Plasma Technology Hands-on Through an Internship at Trymax

Hello, I am Mandy Perdok. I am 20 years old and live in Milsbeek in the Netherlands. My hobbies include playing Netball (Team Sport), training/coaching the Netball youth team, and traveling. As a third-year student majoring in Chemical Engineering at the Fontys Hogeschool Eindhoven of Applied Science, I am completing...

ClassOne Technology and Fraunhofer ENAS to Collaborate on Hybrid Bonding for Advanced Imaging Devices

Partnership will leverage firms’ respective heterogeneous-integration proficiencies to focus on development and optimization of full process-integration schemes for diverse high-density pixel array applications  Kalispell, Mont. – June 2, 2022 – ClassOne Technology, a leading global provider of advanced electroplating and wet processing tools for microelectronics manufacturing, today announced it is...

Smoltek demonstrates CNF-growth on a 200mm silicon wafer

Last week our awesome and hardworking R&D-team managed to demonstrate CNF-growth on a 200mm silicon wafer in the Chalmers MC2 150mm lab in Gothenburg. This great achievement opens up new methods for better and simpler prototype manufacturing for customers utilizing 200mm production processes.

3D processes and approaches: stepping stones to market adoption

I recently had one of those moments of clarity that comes from asking different people the same questions and fitting all the varied answers together like a puzzle to come up with the big picture. In this case, the questions had to do with the various approaches being developed to...

SEMATECH Technologists Detail Process Advances to Accelerate 3D Manufacturing Readiness

With a focus on providing cost-effective and reliable solutions to speed manufacturing readiness of 3D technology options, experts from SEMATECH’s 3D interconnect program based at the College of Nanoscale Science and Engineering’s (CNSE) Albany NanoTech Complex outlined new developments in wafer bonding, copper removal, and wafer thinning at the 2010...