Search Results

Matches for your search: "fan-out wafer level packaging "

EV Group Brings Maskless Lithography to High-volume Manufacturing with LITHOSCALE

LITHOSCALE® incorporates EVG’s MLE™ (Maskless Exposure) technology to bring the benefits of digital lithography to a wide range of applications and markets EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today introduced the LITHOSCALE® maskless exposure system – the...

EV Group’s MLE Technology Revolutionizes Lithography

EV Group (EVG) today unveiled its maskless exposure technology (MLE™), a revolutionary next-generation lithography technology developed to address future back-end lithography needs for advanced packaging, MEMS, biomedical and high-density printed circuit board (PCB) applications. The world’s first highly scalable maskless lithography technology for high-volume manufacturing (HVM), MLE combines high-resolution patterning...

Getting IC Package Design Right the First Time

Once considered to be one of the simpler tasks in semiconductor device manufacturing, IC package design has become more complicated as it becomes more critical to the performance of the end-devices.  Market drivers are more varied than ever. Time-to-market is more critical than ever.  And advanced packaging options are more numerous...

Notes from SEMI’s ISS 2018, Days 2 and 3

The remaining two days of SEMI’s ISS 2018 dawned foggy and damp, making it a heck of a lot easier to head to the ballroom for a day and half full of inspiring talks versus ditching it all to answer the call of the pounding surf (I grew up on...

DAC 54: From Grey to Colorful and Solutions-minded Messaging

The 54th Design Automation Conference (DAC 54) at the Austin Convention Center was very different, compared to the last several years’ events. Walking the exhibition floor, listening to keynotes, SKY talks and CEO interviews I got the following key impressions: While still representing a big part of the audience, the...

2015 Industry Outlook: SPTS Predicts its 3D Etch, PVD and CVD will reach HVM

In June 2014, SPTS co-produced a webinar with Ron Huemoeller of Amkor, titled “2.5D and 3D Packaging at the Tipping Point.” We forecasted that significant product announcements would be made over the next 18 months and we were right; sk Hynix, Samsung and Micron all announced readiness for their 3D stacked memory...

Semi Trade Pubs Talk 3D, Just in time for SEMICON West

That Jan Vardaman, she’s so clever! I just finished reading her column on ECTC 2013 in Printed Circuit Design and Fab, and thought her quippy, Las Vegas-y references in the opening paragraph were right on the money. Vardaman’s take on ECTC was similar to my own, discussed here in my...

3D TSV Summiit

European 3D TSV Summit: But Wait, There’s More!

Day Two of the European 3D TSV Summit dawned bright and clear, with such a spectacular view of the nearby French Alps that it took real commitment to stay indoors and focus on the task at hand. But I have to admit that for the most part, it was worth...

2019 3D InCites Awards Nomination

Submit your nomination to recognize excellence in heterogeneous integration. Nominations are open to all who would like to recognize a technology, individual, or company that has made a significant contribution to the advancement of the heterogeneous roadmap including 3D packaging, interposer integration, advanced fan-out wafer level packaging, MEMS and sensors,...