Matches for your search: "fan-out wafer level packaging "
For several years now, Herb Reiter, eda2asic, and John Ferguson, Mentor Graphics, have been evangelizing about the necessity of assembly design kits (ADK), similar to the process design kits (PDKs) for chip designers, to help drive ecosystem capabilities for what is collectively now being called high density advanced packaging (HDAP),...
Grenoble, France – UnitySC, a wholly owned subsidiary of FOGALE Nanotech Group and a leader in inspection and metrology solutions for advanced semiconductor packaging, today announced the opening of its global headquarters in Grenoble, France, the heart of the French Silicon Valley. This location strategically positions the company in one of...
In less than two weeks, the 13th Annual Architectures for Semiconductor Integration and Packaging Conference (3D ASIP) kicks off at the Marriott San Francisco Airport, this year under the auspices of the International Microelectronics and Packaging Society (IMAPS). Long heralded as THE conference for 2.5D and 3D integration, the conference...
In contrast to some of the gloomier predictions of the analysts, we think 2016 will be a growth year for our business. In packaging, we see a number of development projects moving into production this year, and a raft of makers adding capability to catch up with the early adopters....
Flanders, New Jersey (September 29, 2015)—Rudolph Technologies, Inc. (NYSE: RTEC) announced today that it has purchased Stella Alliance, LLC, a Massachusetts-based semiconductor inspection technology intellectual property (IP) portfolio company. Stella Alliance’s patented illumination, auto-focus and image acquisition technology significantly enhances the ability to identify certain critical defects not visible with...
Last time I checked in with Kim Pollard, Technology Manager, Dynaloy, was a few years ago, when we talked about the importance of cleans for 3D ICs. Dynaloy, a subsidiary of Eastman Chemical Company, develops and creates chemistries specifically for the removal of photoresist, etch residues and other polymers. At...
For years, we’ve been talking about the performance and power benefits of 2.5D and 3D ICs. We’ve also been talking about the remaining challenges, and have steadily ticked off the technology-related ones. The “elephant-in-the-room” has been, and continues to be cost. But based on the messages of some key industry...
TSMC calls them 3D Super Chips. The rest of the industry calls it 3D heterogeneous integration. Whatever way you slice it, either 2.5D or 3D IC, it requires TSV technology for its method of interconnect. Here are a few recent items about the latest progress in the march to commercialization...
This was my second year attending the Medical Electronics Symposium, and I’m not sure what I was expecting, but when it came to technology advancements themselves, I noticed that not much exciting has happened since last year. Or maybe I’ve just been spoiled. Not every year can be about earth-shattering...
NOMINATIONS HAVE BEEN EXTENDED TO WEDNESDAY, FEBRUARY 14, 2018. VOTING OPENS MONDAY, FEB 19, 2018. Submit your nomination to recognize excellence in heterogeneous integration. Nominations are open to all who would like to recognize a technology, individual, or company that has made a significant contribution to the advancement of the...
