Search Results

Matches for your search: "fan-out wafer level packaging "

Supporting the 3D Megatrend in Semiconductor Manufacturing

We’ve waited a long time for this, and now it’s here. There is a 3D megatrend happening in semiconductor manufacturing, as scaling alone does not meet the sophisticated computing needs of Industry 4.0 applications like blockchain, 5G, the internet of things (IoT), autonomous transportation, telemedicine, and more. These emerging technologies...

Volumes Matter and Other Conversations from SEMICON West 2018

The world wants intelligence in everything, especially things that aren’t nailed down like autonomous cars, and the internet of things (IoT) devices. And suddenly, semiconductors are the hottest game in town. Here’s how some of these trends are impacting suppliers that I spoke with at SEMICON West. The importance of...

TechSearch International Analyzes Trends in FO-WLP including Panel Activity

While Apple remains the main customer for TSMC’s Integrated Fan-Out WLP (InFO-WLP), an increasing number of companies are adopting a large area version of FO on Substrate. HiSilicon has been in production with ASE’s FOCoS for several years and MediaTek just announced a logic device for networking applications using TSMC’s...

2018 Industry Outlook: It’s Time to Get Serious about 5G

While the entire semiconductor industry is buzzing about explosive and sustained growth well into the 2020s driven by smart everything (homes, cities, industry), automotive electronics, artificial intelligence and more, what’s truly exciting is how we are going to support the connectivity of all those applications. 5G is where it all...

Meet Us at ECTC 2017 in Walt Disney World

As each year passes, advanced packaging technologies offer more versatile solutions for cost-effective low-end applications, while 3D integration advancements continue to improve the performance of leading-edge products. This will be reflected at the 67th Annual Electronic Components and Technology Conference (ECTC), which takes place May 30, June 2, 2017, at...

The Edge of 3D: 3D SoC VLSI and Si Photonics

Last week, I posted an executive summary of this year’s European 3D Summit, touching on the highlights and general takeaways based on the closing remarks I delivered at this year’s well-attended event, which took place January 23-25, 2017 at Minatec Campus in Grenoble. In this post, we’ll take a deeper...

ASMC 2016, the Return of MEPTEC Luncheons, and Your May Calendar

The Saratoga Springs, NY, horse racing season starts in late July, following a racing tradition that dates to the 1860s. That’s a pretty long run indeed, and it’s one of the things, along with the healing spring waters, successful Revolutionary War battle history, and “summering” by well-to-do Boston and New...

Amkor: SLIM

Amkor’s SLIM (siliconless integrated module) is a dies-last package technology providing the thinnest possible form factor with the highest level of integration by use of back-end-of-line technology combined with assembly-based fan-out architectures.  It has optimal registration, 3D access to top and bottom side of package and the finest line RDL capability...

What 3D Means in eWLB

Last week (November 6) STATS ChipPAC issued a press release announcing that its advanced eWLB provides a platform for 2.5D and 3D technologies.  In search of further information about this, I found a feature article recently published in Solid State Technology that explained how eWLB can be leveraged for 2.5D and...