Search Results

Matches for your search: "fan-out wafer level packaging "

Veeco Waferstorm

Veeco Waferstorm® Selected by Adeia to Support Next-Gen Advanced Packaging Applications

Veeco WaferStorm® Wet Processing System Installed at Adeia Inc. for Critical Cleaning Processes in Hybrid Bonding lainview, N.Y., March 13, 2024—Veeco Instruments Inc. (NASDAQ: VECO) today announced that Adeia Inc., a leading semiconductor R&D innovator has chosen the Veeco WaferStorm Wet Processing Systems for advanced packaging applications. The system was...

Micross Acquires Technograph Microcircuits Ltd., Expands Portfolio of Packaging and Substrate Capabilities for Multi-Chip-Modules, ASICs and PCBs

Melville, NY (May 2, 2023) – Micross Components (“Micross”), a leading provider of high-reliability microelectronic product and service solutions for aerospace, defense, space, medical, energy, industrial and other applications, today announced the acquisition of Technograph Microcircuits Ltd, (“TechnoGraph” or the “Company”), a leading provider of hybrid integrated circuits, RF &...

IIFTLE 542: What We Need to Know about the US IC Substrate Infrastructure 

The IPC Advanced Packaging Symposium: “Building the IC Substrate and Package Assembly Ecosystem” was held in Washington, DC in October. Being the IPC, we could and should expect the focus to be on high-density laminates (HDI) and high-density build-up substrates (HDBU). Based on the 2021 IPC report “North American Advanced...

ESTC 2022 from September 13-16, 2022, in Sibiu, Romania – Register now!

The 9th ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC 2022) will take place in-person in Sibiu (Hermannstadt), Romania, in less than a month. ESTC is the single largest semiconductor packaging conference in Europe and a premier international event in the field of electronics packaging and system integration. The conference is organized every...

Staying Ahead of the Advanced Packaging Technology Curve

Advanced packaging technology enables continued performance scaling across applications, and it is clear that the coming generations of mobile and edge computing, cloud computing, and distributed high-performance computing will require heterogeneous chip integration technologies. To accommodate demanding performance and scaling requirements while also meeting stringent technical specifications for speed, bandwidth,...

IFTLE 481: A BRIDG to Somewhere

It was exactly two years ago that IFTLE first discussed the entity known as BRIDG and how it planned to be a “boutique microelectronics fabrication facility” that would be able to prototype 2.5/3D devices for the U. S. government and the microelectronics community. Later in the year, BRIDG announced that...

Executive Viewpoint: Invensas Opens its Toolbox of Interconnect Options

We’ve heard it expressed many times whenever there’s a new interconnect technology vying for adoption: manufacturers will select the best performing option at the lowest cost to do the job. However, as performance requirements reach previously un-anticipated levels, pitch requirements become tighter, and density requirements become higher, the job of...

Imbera takes on 3D packaging supply chain issues

While 3D IC integration folks are still scratching their heads trying to determine who will take on post-fab processes, over in the 3D packaging world Imbera has taken ownership of the supply chain issues facing the OSATS-to-PCB assembly end of the line for embedded active and passive technologies.