Search Results

Matches for your search: "fan-out wafer level packaging "

IFTLE 525: Activity at ASE, Amkor, Yole Développement and Adeia (Xperi)

Let’s continue our look at the key presentations at IMAPS DPC 2022 from ASE, Amkor, Yole Développement and Adeia. ASE Lihong Cao discussed ASE’s “Enhanced Fanout Embedded Bridge Packaging Technology for Chiplet Integration” The packaging industry is looking for alternatives to silicon through silicon via (TSV) technologies. Embedded SI die...

Using Calibre for Advanced IC Packaging Verification and Signoff

To satisfy industry demand for continued increases in electronic functions per unit area, foundries and out­sourced assembly and test (OSAT) companies have shifted their emphasis to driving advanced IC packaging innovation. One path is to integrate into the package, smaller, heteroge­neous or homogeneous, high-yield chips or chiplets: functional building blocks...

Social Distancing Spotlight: ERS Celebrates 50 Years of Thermal Solutions

50 years of providing specialized thermal solutions to the semiconductor industry is a significant accomplishment. It means your company is nearly as old as the industry itself and has successfully evolved right alongside it. So ERS electronic GmbH, located in Germering, Germany, was ready to celebrate in a big, big...

DBI® Ultra Changes the Game for Heterogeneous Integration

I’ve been following the DBI story for over a decade (well before Xperi became a sponsor of 3D InCites). I’ve watched it grow from its humble, start-up beginnings as a Ziptronix process to its current rock-star status at Xperi/Invensas, as THE current hybrid bonding technology process for image sensors globally....

Sir Walter Raleigh towered above the 50th IMAPS Symposium

Almost 500 years ago Walter Raleigh was born in England, rose rapidly in the favor of Queen Elizabeth I and was knighted in 1585. In 1587 he initiated the founding of Raleigh. Last week he welcomed – appropriately dressed – about one thousand semiconductor experts to the 50th International Symposium...

Kahoots from the IWLPC 3D InCites Panel

Interposer designs and 3D ICs shift a significant part of the value creation to material vendors and assembly/test houses. It’s only logical that Françoise von Trapp, in her role as Queen of 3D, moderated a high-profile 3D panel this week at the International Wafer Level Packaging Conference (IWLPC), at the...

2014 3D InCites Guide to 3D at SEMICON West

I can’t believe it’s already been a year since I last posted my annual guide to 3D at SEMICON West.  One thing I’ve noticed in scanning the “regulars” (SEMI and SEMI partner events) is that all the agendas are  much less focused on 3D integration developments. I think there are...

Can cost-sharing accelerate 3D IC commercialization?

I’ve been talking a lot about the collaborative efforts in the form of open and closed consortia and joint development agreements that seem to be carrying 3D IC integration forward to market adoption. Another approach is a multi-project wafer program, in which participants cost-share to build multiple device prototypes...

2015 3D InCites Awards Winners

Reader’s Choice Award Amkor: SLIM Francoise von TrappJune 22, 2015 Awards-Devices, Awards-Winner0 Amkor’s SLIM (siliconless integrated module) is a dies-last package technology providing the thinnest possible form factor with the highest level of integration by use of back-end-of-line technology combined with assembly-based fan-out architectures.  It has optimal registration, 3D access to...