Search Results

Matches for your search: "fan-out wafer level packaging "

Rapidus and IBM Expand Collaboration to Chiplet Packaging Technology for 2nm Semiconductors

Now There Are Four

(2nm semiconductor manufacturing foundries) UMC started the semiconductor manufacturing foundry business in 1980, followed a few years later by TSMC. You could say the rest is history. TSMC has come to dominate the foundry industry for wafer processing and advanced packaging. TSMC has a 62% market share in the second...

EV Group Completes Construction of New Manufacturing V Building at Corporate Headquarters to Expand Production Capacity

Company expansion driven by market growth in 3D/heterogeneous integration fueling strong demand for EVG hybrid bonding and other leading process solutions FLORIAN, Austria, November 28, 2023—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that it has completed construction...

IFTLE 487: Yole Développement Reviews the Advanced Packaging Market      

Vaibhav Trivedi of Yole Développement gave an outlook for the advanced packaging market with a focus on 3DIC. The semiconductor market declined 12% YoY to reach $412B in 2019. In 2020 the market grew slightly despite the pandemic to about $439B. Yole expects 2021 to be another slight growth year (Figure...

IFTLE 478: Chiplet Nomenclature; EV Group/ASM Support D2W Hybrid Bonding

On Definitions and Buzzwords Long-time readers of IFTLE know that I’m sensitive about nomenclature and buzzwords. For instance: “nanotechnology” and “internet of things” are buzz words that are being used way too loosely and have little meaning. I’m OK with 2.5D because I was there when it was first uttered...

Temporary Wafer Bonding System Is Based On Electrostatics, Not Adhesives

Temporary wafer bonding is widely employed in semiconductor device fabrication and in semiconductor device packaging applications, particularly now that changes in the Z dimension are calling for thinner and thinner silicon devices, and thinner and thinner packaged devices. This means that wafers and singulated die must be supported through parts...

The 5G Revolution is Pushing Innovations for RF front-end SiP

Without a doubt, 5G has arrived and various key smartphone OEMs have already announced products that will support 5G cellular and connectivity. It is clear for everyone that 5G will totally redefine how the radio frequency (RF) front-end interacts in-between the network and the modem. The new RF bands (sub-6...

Innovations for High Performance Microelectronics Cooperates with EV Group on Low-Temp Covalent Wafer Bonding Technologies

EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that IHP – Innovations for High-Performance Microelectronics (IHP), a German research institute for silicon-based systems, highest-frequency integrated circuits, and technologies for wireless and broadband communication, has purchased an EVG®...

Ziptronix and EV Group Demonstrate Submicron Accuracies for Wafer-to-Wafer Hybrid Bonding

Enables fine-pitch connections for 3D applications, including image sensors, memory and 3D SoCs RESEARCH TRIANGLE PARK, N.C., May 27, 2014 – Ziptronix Inc. and EV Group (“EVG”) today announced they have successfully achieved submicron post-bond alignment accuracy on customer-provided 300mm DRAM wafers. The results were achieved by implementing Ziptronix’s DBI®...

EV Group Pushes the Limits on 3D-IC Manufacturing for Next-Generation CMOS Image Sensory

Enhanced wafer alignment metrology capability coupled with market-leading GEMINI® FB system creates closed-loop fusion wafer bonding solution to enable high-density TSV devices St. Florian, Austria, July 8, 2013 — EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today introduced...