Search Results

Matches for your search: "fan-out wafer level packaging "

Chip Packaging in India

IFTLE 605: Helping Lead the Way for Chip Packaging in India

India is a rapidly growing consumer of semiconductors. Its market was $22 billion in 2019 and is expected to nearly triple to $64 billion by 2026, according to Counterpoint Technology Market Research. By 2030 they expect to account for 10% of global consumption. This past March, India announced a major...

Hybrid Bonding takes Heterogeneous Integration to the Next Level

Hybrid bonding enables an assortment of possible chip architectures, mainly targeted at high-end applications including high-performance computing (HPC), artificial intelligence (AI), servers, and data centers. As the technology matures, further growth is projected into consumer applications, memory devices including high bandwidth memory (HBM), and mobile and automotive applications that could...

IMAPS 2021 Community Member Preview

The IMAPS 2021 program is set to be knowledge-packed, offering materials both in person and on demand, including  keynote presentations from top experts, professional development courses, numerous technical sessions and over a dozen posters. Our 3D InCites community members are playing a large role in dispersing this knowledge through their...

IFTLE 428: Panel Level Processing: We’ve Come A Long Way Baby!

It was in 1992 when Ted Tessier and I, in our paper, “Overview of MCM Technologies: MCM-D”, at the IMAPS Symposium in San Francisco, drew the analogy to the evolving LCD industry. “The LCD industry had spawned the development of a whole new class of large format, high-throughput thin-film processing...

Advanced Substrates; Key Enabler of Future Advanced Packaging Solutions

“Advanced substrates are the key interconnect component of advanced packaging architectures,” comments Andrej Ivankovic, Technology & Market Analyst, Advanced Packaging & Semiconductor Manufacturing at Yole Développement (Yole). Indeed advanced substrates are critical in enabling future products and markets. To answer to technology evolution and market needs, Yole’s advanced packaging team...

What’s in Store For You at IMAPS DPC 2017

Just under a week away, the agenda for the 2017 IMAPS Device Packaging Conference and co-located Global Business Council is geared to inspire attendees about the growing importance of heterogeneous integration technologies supported by advanced wafer level packaging, 2.5D, and 3D integration. While the quest for smaller silicon nodes continues,...

3D ASIP 2015: 3D Manufacturing Processes from the Early Days to the Present

For the first time since the 3D Architectures for Semiconductor Integration and Packaging (3DASIP) Conference was established, the organizing committee decided to acknowledge the work of two researchers who were instrumental in developing the core processes that enabled 3D TSV development. In a brief ceremony, Dr. Phil Garrou presented 3DIC Pioneer...