Search Results

Matches for your search: "fan-out wafer level packaging "

IMAPS

IMAPS International Symposium on Microelectronics 2024 Community Member Preview

Get ready, because the IMAPS International Symposium on Microelectronics is coming up quickly. As the event continues its very impressive run of 57 years, this year’s symposium will take place from September 30 – October 3 at the Encore Boston Harbor. With 15 3D InCites Community Members presenting and 20...

IMAPS Advanced System-in-Package Conference is now CHIPcon

The top global event for advanced Chiplet and Heterogeneous Integration Packaging (CHIP) technologies to be held in July 2023 IMAPS has rebranded its well-attended, annual Advanced System-in-Package conference to the Chiplet & Heterogeneous Integration Packaging Conference (CHIPcon). As the world’s leading semiconductor companies continue to push the edge of process...

EV Group Unveils Hybrid Die-to-Wafer Bonding Activation Solution to Speed Up Deployment of 3D Heterogeneous Integration

EVG®320 D2W die preparation and activation system provides seamless integration with third-party die bonders; completes EVG’s equipment portfolio for end-to-end hybrid bonding for 3D/Heterogeneous Integration EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology, and semiconductor markets, today introduced the EVG®320 D2W die...

Wally Rhines Discusses the Importance of EDA and Design at IWLPC 2018

At this year’s International Wafer-level Packaging Conference, almost 1000 semiconductor experts from all parts of the supply chain gathered at the DoubleTree Hotel in San Jose from October 23 to 25. Among them were also several electronic design automation (EDA) experts who discussed how to streamline die-package-board co-design. They explained...

What’s New for the 2017 European 3D Summit

For the fifth consecutive year, the European 3D Summit returns to Grenoble, January 23-25, 2017. The event has evolved over those years, beginning its tenure as the 3D TSV Summit, then last year re-branded as the 3D Summit in acknowledgment that not everything in 3D has to do with through...

At 3D ASIP 2015, Variety is the Spice of Life

Staying relevant in the ever-expanding technology landscape that is the semiconductor packaging industry can be a struggle for an event that’s been laser-focused on one emerging segment since its inception. But this past week, 3D Architectures for Semiconductor Integration and Packaging  (3D ASIP 2015) delivered a program that not only addressed...

EV Group Clears Key Barriers to 3D-IC/TSVs HVM with Breakthrough Fusion Wafer Bonding Solution

GEMINI®FB XT surpasses ITRS requirements for wafer bonding with up to 3X improvement in wafer-to-wafer alignment; enhanced productivity enables 50 percent increased throughput.  ST. FLORIAN, Austria, June 30, 2014—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today unveiled the...

Automatic Wafer Metrology: Applying X-ray Technology in the 3D Space

The way I see it, it was only a matter of time before Nordson DAGE brought its X-ray technology into the 2.5D and 3D IC space. The company has long been the leader for X-ray inspection in the electronics market and is now positioned to address the growing need for...