Matches for your search: "fan-out wafer level packaging "
IMAPS 20th Annual Device Packaging Conference – Event Highlights The International Microelectronics Assembly and Packaging Society (IMAPS) 20th annual Device Packaging Conference (DPC), is scheduled from March 18 to 21 in Fountain Hills, AZ. Simultaneously, the Workshop on Advanced Packaging for Medical Microelectronics will take place at the WeKoPa Resort...
SK Hynix Advanced Packaging Ki-ill Moon, head of Packaging Technology Development at SK Hynix recently wrote an article for EE Times entitled “ The Value of Semiconductor Packaging Technology in the Era of Heterogeneous Integration” that is certainly worth taking a closer look at. The theme of the article is...
SEMICON Europa is back! On the agenda? The latest innovations and smart applications powering the next wave of semiconductor industry growth, including leading-edge technologies such as artificial intelligence (AI), 5G and robotics. SEMICON Europa 2021, co-located with Productronica, will examine how the semiconductor industry can integrate environmental and social sustainability...
Sometimes, in the face of adversity, great things can be accomplished. In this case, the adversity was the COVID-19 crisis, and the great things accomplished were the goals of the Panel Level Packaging Consortium 2.0. In a recent article published by Fraunhofer IZM, Dr. Tanya Braun, group leader of the...
The semiconductor industry is currently undergoing the most radical change in its history. Many new applications such as artificial intelligence (AI), augmented/virtual reality, and autonomous driving require enormous computing power with processors optimized specifically for each application. At the same time, development cycles are becoming shorter, costs for new chip...
At IWLPC 2019, the fan-out panel-level packaging (PLP) debate continued in another of Jan Vardaman’s famous lively panel discussions, which was co-moderated by PLP technology expert, Tanja Braun, Fraunhofer IZM. Panelists were John Hunt, ASE; Joseph Dang, AT&S; Keith Best, Rudolph Technologies; Tim Olson, Deca Technologies. Fan-out PLP (FO PLP)...
EV Group (EVG), a leading supplier of wafer bonding and lithography equipment, today announced that it has partnered with Ningbo Semiconductor International Corporation (NSI), a specialty semiconductor foundry based in Ningbo, China, in the development of the industry’s first process technology platform for wafer-level heterogeneous integration of gallium arsenide (GaAs) on...
As part of the organizing committee, we believe this year’s IMAPS Device Packaging Conference really fulfilled what the announcement promised – the largest conference dedicated to the full spectrum of 3DIC and packaging, fan-out technologies and MEMS/sensors. We enjoyed 12% attendee growth over 2016, welcoming nearly 600 attendees from 20...
2015 overall was a mixed year for the materials sector in the electronics market, with a general slowdown in PC-related segments offset by continued growth in mobile smart phones and other handheld devices despite industry growth flattening out late in 2015. In 2016, market forecasts indicate some improved growth and...
SEMICON West, San Francisco, Calif., July 10, 2012 — EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that its GEMINI® Automated Wafer Bonding System has become the first product to pass a systematic, rigorous Equipment Maturity Assessment...
