Search Results

Matches for your search: "fan-out wafer level packaging "

Dr. Phil Garrou Makes the Move to 3D InCites

Yes. You read that right. It is my great pleasure to announce that Dr. Phil Garrou is joining 3D InCites as contributing editor and as a member of our esteemed technical advisory board. Like me, you may have noticed a pause in Phil’s missives on all things advanced packaging. While...

Diversification of Markets Calls for Hybrid Metrology with Multi-Sensor Technology

It used to be that people thought about metrology for front-end process control and inspection for advanced packaging. As wafer level packaging (WLP) and heterogeneous integration (HI) approaches became more advanced, metrology processes began creeping into back-end process control, where measurement becomes trickier and more diversified. As part of the...

TechSearch International Analyzes Trends in Packages for AI Applications

Artificial Intelligence (AI) combines both hardware and software.  TechSearch International’s latest analysis explains the packages behind AI applications. AI accelerators found in datacenters require high-density packages to support logic plus high bandwidth memory (HBM). Many silicon interposer designs are in mass production and Intel’s EMIB is also used.  Package-on-package (PoP) is used...

Leading Memory Chip Manufacturer Purchases Multiple Veeco AP300 Lithography Systems

PLAINVIEW, New York, July 9, 2018 – Veeco Instruments Inc. (Nasdaq: VECO) today announced that one of the world’s leading memory chip manufacturers has ordered multiple AP300™ lithography systems to support the fast-growing demand for DRAM with copper (Cu) pillars. The company selected the Veeco tools for their versatility in...

Co-Design Comes to ECTC 2018: You Can Lead A Horse to Water…

Despite a valiant effort by the ECTC committee to integrate design topics into this year’s agenda, the number of empty seats spoke volumes: Including two plenary sessions on design-focused topics was one thing; getting packaging and process engineers to attend was quite another. While I attended IC Package Co-Design for...

2018 TSMC Technology Symposium: Listen – Analyze – Act

May 1st is a holiday in many countries, but not in the U.S. and not for TSMC. A very professional TSMC team and many of its Open Innovation partners demonstrated recent accomplishments to a gathering of more than 2000 attendees at the 2018 TSMC Technology Symposium at the Santa Clara...

EV Group and IBM Sign License Agreement on Laser Debonding Technology

EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, and IBM (NYSE: IBM) today announced that the companies agreed to sign a license agreement on laser debonding technology. EVG plans to integrate IBM’s patented Hybrid Laser Release process into EVG’s...

Rudolph JetStep S Lithography System Advances Panel-based Advanced Packaging

Wilmington, Mass. (May 23, 2017)—Rudolph Technologies, Inc. (NYSE: RTEC) announced today that it has received an order for its JetStep S Lithography System for fan-out panel-based advanced packaging processes. The system, which will ship in June 2017 to an outsourced assembly and test (OSAT) facility based in Asia, will be...

Will IoT be the Next Killer App for Semiconductors?

At the end of April, I attended the Internet of Things (IoT) Developers Conference at the Santa Clara Convention Center. Because our semiconductor industry is expecting that IoT applications will significantly contribute to revenue growth, I wanted to get the latest about: If, how, when, why and for which applications...