Search Results

Matches for your search: "fan-out wafer level packaging "

ECTC 2015: From the Tech Sessions Part 2

As promised in part 1 of my ECTC 2015 blog about this impressive conference, see below summaries of presentations I found very useful to contribute to the advancement of single- and multi-die packaging. To make it easier for the reader to dig deeper and review the entire paper, I included in...

TechSearch International Makes Sense of Package Alphabet Soup

With new packages continuously being introduced, TechSearch International’s latest Advanced Packaging Update focuses on making some sense out of the alphabet soup of package options for split die. Application targets range from high-performance solutions for devices such as FPGAs to application processors found in mobile devices. SLIM, SWIFT, EMIB, NTI,...

What does 3D integration have in store for semiconductor and related industries in 2015?

Yole Développement invites you to discover the main technology trends and business opportunities for 3D integration in 2015. As a research market & strategy consulting company, Yole Développement (Yole) works with the leaders of the advanced packaging industry every day to understand technical challenges and market issues. In this article,...

Topics of Discussion at GIT 2014

In my previous post I talked a bit about the ongoing debate that went on during last week’s Global Interposer Technology Workshop (GIT 2014) which took place at Georgia Tech’s Global Learning Center. Do we wait for the “trickle down” effect to take place and bring the cost of interposer and...

SORIN CRM: 3D IC Module for Active Medical Implant

Manufacturing of 3D IC heterogeneous integrated modules for the electronics of a leadless pacemaker in a very small volume has been realized. Manufacturing of 3D IC modules using the described process is ready for medium volume production. Testimonial All the electronics of a leadless pacemaker has been integrated into a...

ECTC 2014: Bridging the Gap to 2.5D and 3D

Each year since I first attended the IEEE Electronic Component Technology Conference (ECTC) in 2009, the keynotes, panels and papers focused on 2.5D and 3D integration technologies has increased; every year, that is, until this year. At ECTC 2014, there were not any plenary or panels focused specifically on 2.5D...

SEMICON Singapore 2014: A Rosy Outlook for 2.5D and 3D ICs

This week, at the invitation of SEMI Southeast Asia, I made the monumental trek from Phoenix, AZ to Singapore to attend SEMICON Singapore. While I know many of my industry colleagues make these journeys in the regular course of business, this was a new experience for me and my first...

Cascade Microtech Breaks Through the Barriers of 3D Test

For quite some time, the lack of cost-effective test solutions for 2.5D interposers and 3D stacked ICs (3D SICs) has been at the top of many industry experts’ laundry list of ‘what’s-holding-up-commercialization for 3D’. First, there are technology issues: fine-pitch probing, pin count, contact force and the phenomenon of weak...