Matches for your search: "fan-out wafer level packaging "
May member news showcases significant strides in advancing semiconductor technologies and fostering sustainability efforts. From strategic divestitures and innovative product launches to educational initiatives and workforce development programs, the semiconductor industry continues to evolve and thrive. Dive into the latest updates from our member companies and stay informed about the...
Once a month, MEPTEC, now managed by Ira Feldman, organizes a very informative luncheon at SEMI in Milpitas. On November 13, 2019, two well-known industry experts, Anand Joshi and Tom Dillinger, addressed today’s hot topics —neural networks and System-on-Chip (SoC) design challenges — with short, but very informative presentations. Can...
FLORIAN, Austria, June 21, 2016—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that, for the fourth successive year, it has earned all three awards resulting from VLSIresearch Inc.’s annual Customer Satisfaction Survey. For 2016, EVG was ranked...
This year’s IMAPS International Symposium purported to have “the most interposer and 3D content under one roof.” I’m not sure about that, but there was certainly enough 3D going on at IMAPS 2014 to spark my interest. Here are some highlights I came away with, based on presentations, interviews with...
I don’t usually write about MEMS. But every once in a while, when MEMS (stands for micro-electromechanical systems) touches anything to do with 3D integration, usually at the system-level, I might veer slightly out of my comfort zone to interview a MEMS supplier about their latest developments. I find it’s...
Flanders, New Jersey (August 11, 2014)—Rudolph Technologies, Inc. announced today that it has received a large order from one of Taiwan’s providers of independent semiconductor manufacturing services in assembly and test (OSAT) for 2D/3D inspection systems. The order includes: multiple NSX® systems for two-dimensional (2D) macro defect inspection, the Wafer...
ST. FLORIAN, Austria, February 11, 2014 — EV Group (EVG), supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today unveiled its most advanced 300-mm photoresist processing system for logic and memory high-volume manufacturing (HVM)—the EVG150XT resist coating and developing system. Leveraging EVG’s XT Frame...
This is part of a series of short interviews, based on face-to-face meetings at SEMICON West 2013. SET is known in the 3D IC world for its high accuracy die bonder for die-to-die and die-to-wafer stacking. The SET Representative in North America (SETNA) has also launched a companion tool, ONTOS7,...
Because I interact with people involved in 3D across the entire spectrum of its meaning, I tend to be privy to varied perspectives and opinions when it comes to the adoption of TSV as a method of interconnect for 3D integration. One thing is perfectly clear – support for TSV...
As I was unable to attend Design Automation Test in Europe (DATE 2009) myself, but felt the information being shared there would be useful to my readers, I asked fellow 3D enthusiast, Yann Guillou, new technology marketing, St Ericsson, if he would write a guest post for “Françoise in 3D”....
