Search Results

Matches for your search: "fan-out wafer level packaging "

Taiwan Semiconductor Research Institute Selects Veeco MOCVD System for Advanced R&D and Technology Collaboration for Power and RF Applications

Jun 08, 2022

Plainview, N.Y., June 8, 2022—Veeco Instruments Inc. (NASDAQ: VECO) today announced that the Taiwan Semiconductor Research Institute, National Applied Research Laboratories (TSRI, Narlabs) has selected Veeco’s Propel® R&D Metal Organic Chemical Vapor Deposition (MOCVD) System for advanced development and collaboration related to gallium nitride (GaN)-based power and RF devices.  The...

Update on 3D X-ray and DBI Technology for Advanced and 3D Packaging

Apr 17, 2019

The Microelectronics Packaging & Test Engineering Council (MEPTEC) held its monthly meeting at SEMI in Milpitas on April 10.  Two speakers outlined their companies’ capabilities and demonstrated their own expertise in solving specific industry challenges. Tom Gregorich presented why and how Zeiss supports IC package inspection with 3D X-ray machines,...

SETNA: Atmospheric Plasma Surface Modification

Jul 22, 2013

This is part of a series of short interviews, based on face-to-face meetings at SEMICON West 2013. SET is known in the 3D IC world for its high accuracy die bonder for die-to-die and die-to-wafer stacking. The SET Representative in North America (SETNA) has also launched a companion tool, ONTOS7,...

Metryx: Mentor Mass Metrology Tool

Jun 17, 2013

Product Description Mass metrology is the measurement of the mass change on a wafer as a result of a wafer processing step. Mass metrology enables inline measurement on product wafers, enabling an increase in test coverage with high throughput. Mass as an SPC response has been adopted by 200mm and...

Proof that the Collaboration Model Works for 3D ICS

Feb 04, 2013

For the past year or so at various conferences, symposiums and summits focused on 2.5D and 3DIC technologies; we’ve been hearing suggestions about business model scenarios. It’s boiled down to three distinct choices. First is a ‘single integration’ model where end-to-end manufacturing takes place in one location – most likely...

Juergen Wolf, Fraunhofer IZM-ASSID

Fraunhofer IZM Update with M. Juergen Wolf

Dec 19, 2012

I’ve been on a mission to interview the directors of all three European microelectronics research centers that are participating in the European 3D TSV Summit before the event takes place. So far I’ve checked imec and Leti off the list. Last week, I finally was able to achieve the trifecta...

Georgia Tech’s 3D Interposer Technologies Provide Low-cost 3D Option

Aug 22, 2011

At SEMICON West 2011, Prof. Rao Tummala of Georgia Tech presented the unique glass and silicon-based 3D Interposer technologies being developed at Georgia Tech, claimed to be simpler and cheaper than 3D ICs with TSV for many mobile and consumer applications at SemiconWest 2011.  in his presentation, Tummala discussed the...

3D Integration Research, SEMATECH Style

Nov 21, 2010

SEMATECH’s story is one that is truly built upon the essence of collaboration.  SEMATECH is not a traditional research center.  Rather, it is a technology research consortium that exists to serve the best interests of its worldwide members and partners. Originally established in Austin, TX as an experiment in combining...

Suppliers offer solutions to TSV formation challenges

Nov 13, 2009

As part of the 3D tracks at both this year’s International Wafer Level Packaging Conference, held October 27-30 in Santa Clara, CA; and the 2009 IMAPS International Symposium, held Nov 3-5 in San Jose, CA, several suppliers offered up solutions addressing current limitations in via etch, insulation/barrier/seed layers, and...