Search Results

Matches for your search: "fan-out wafer level packaging "

Micross Components Acquires Semi Dice

Melville, NY (July 1, 2021) – Micross Components (“Micross”), a leading provider of high-reliability microelectronic product and service solutions for aerospace, defense, space, medical and industrial applications, today announced the acquisition of Semi Dice, LLC (“Semi Dice”), a global provider of high-reliability die & wafer products and value-added services. The...

ERS electronic Appoints Joshua Zhou as Vice President

ERS electronic, the innovation leader in thermal management solutions for the semiconductor manufacturing industry, is appointing Joshua Zhou as Vice President. Zhou joined the company as Sales and Marketing Director in 2018 when ERS opened its China sales office in Shanghai. Joshua has more than twenty years of experience in...

PROPHESEE Joins IRT Nanoelec 3D Integration Program

PROPHESEE Joins IRT Nanoelec 3D Integration Program Will Work with CEA-Leti, STMicroelectronics, Mentor, EVG, and SET to Develop New 3D Event-Based Vision System GRENOBLE, France – Oct. 14, 2019 – PROPHESEE, the inventor of the world’s most advanced neuromorphic vision systems, joins the IRT Nanoelec consortium to help broaden the...

EDA Design Tools/Flows Targeting WLP Featured at IWLPC 2018

Wafer and panel-level packaging (WLP/PLP) offers technical and business advantages, compared to traditional IC packages. These cost-effective packaging solutions attracted more than 800 industry experts to the International Wafer Level Packaging Conference (IWLPC 2018) in San Jose’s DoubleTree Hotel at the end of October. In case you were wondering, a...

TechSearch International Analyzes Potential for 3D Sensing Modules

Structured light and time of flight (ToF) are the dominant types of 3D sensing used for augmented reality, motion detection, gesture control, automotive/industrial 3D mapping, and proximity applications. These 3D sensing technologies are now appearing in smartphones. Apple’s iPhone X and its Face ID technology was not the first smartphone...

Image Courtesy of TSMC Ltd.

TSMC’s OIP 2017 Symposium Shows The Awesome Power of an Ecosystem

Last week, September 13 to be exact, TSMC held its Open Innovation Forum (OIP 2017) Symposium at the Santa Clara Convention Center. Before getting into product and market details, allow me to share some of my general impression of this, as usual, very well-organized event. After several decades of experience...

The Cost of 3D ICs

When 3D integration has been discussed in the past, whether in terms of a true 3D IC stack or an interposer-based design, the cost of 3D ICs has not always been part of the discussion. In the past couple of years, as 3D ICs have moved closer to reality, more attention...

Having the Courage to Design in 3D TSVs

I don’t know why it still surprises me to read conflicting reports on the progress of 3D TSVs. But I think Ron Huemoeller, Amkor, finally hit on it in his closing remarks during today’s webcast, “TSV Packaging at the Tipping Point”, moderated by Pete Singer, Solid StateTechnology/Extension Media. Huemoeller’s presentation and...