Cost Comparison of Fan-out Wafer Level Packaging and Flip Chip Packaging
Mar 27, 2017 · By Amy P. Lujan · Resource Library, Technologies Features
Latest Posts
Opportunities for 2.5D and 3D Cost Reduction
A little over a year ago, I wrote a Knowledge Portal entry about the cost of 3D ICs. Here I... Cost Analysis of a Wet Etch TSV Reveal Process
Through silicon via (TSV) technology is a key design element being incorporated into more and more advanced packaging designs today.... Fraunhofer EMFT: Our Early and Ongoing Work in 3D Integration
Fraunhofer has been working on 3D integration for the past three decades, starting in1987 with a consortium of Siemens, AEG, Philips...
The Commercialization of 3D Stackable Memory – Part Two
The Opportunities for RRAM Cells to Take 3D Stackable Memory to 8-nm Nodes In Part One of this two-part series,...
The Commercialization of 3D Stackable Memory: Part One
The Challenges of Manufacturing 3D Stackable Memory Memory technologies vying to fulfill the increasing capacity and density requirements of the...
Comparing Two Flavors of Chip Stacking Yield
One of the ways to build more complex, powerful, and cost-effective electronic systems is stacking chips on top of each... Wafer-to-Wafer Bonding Cost Analysis
Last year, I did an analysis that included the topic of wafer-to-wafer bonding. Specifically, it was a comparison of the... CoolCube™: A True 3DVLSI Alternative to Scaling
Stacking transistors on top of each other sequentially in the same front-end process flow is a concept that has been imagined... Technology Options and Their Influence on Routing for Interposer-based Memory Processor Integration
Currently in advanced integration, mainly stacked solutions (Figure 1b) are considered due to their attractive compactness. But if the ASIC... Understanding Heterogeneous 3D Integration
“How is heterogeneous 3D integration defined?” There are certainly different understandings in the microelectronics community regarding the definition of heterogenous...
The Cost of 3D ICs
When 3D integration has been discussed in the past, whether in terms of a true 3D IC stack or an...
Addressing 3D Integration Challenges: Designing Materials for a Complex Landscape
3D integration has created a complex landscape of many different package architectures and integration approaches that have diverse materials needs... Lithography Challenges for 2.5D Interposer Manufacturing
In recent years, 2.5D packaging has quickly gained acceptance as an advanced packaging process, and the first products using this... Glass Substrates for Advanced Packaging
Glass has many properties that make it an ideal substrate for interposers such as: ultra-high resistivity and low electrical loss,... Lithography Process Innovations Part 2: Improving Thermo-mechanical Reliability of TSV Interconnects
In Part 1 of this article series, we noted that despite the potential benefits associated with 3D and interposer-based 2.5D... Lithography Process Innovations for 2.5/3D Part 1: Alleviating TSV Stress
As traditional semiconductor scaling becomes increasingly complex and cost-prohibitive, transitioning from planar chip packaging architectures to 2.5D/3D stacked die package... Low-Temp, Ultra-Fine-Pitch Cu Interconnections for Manufacturable, Solder-free Assembly
A novel copper interconnection technology is being pioneered by Georgia Tech’s Packaging Research Center (GT-PRC) to achieve manufacturable solder-free assembly at... TSV MEOL Process Flow for Mobile 3D IC Stacking
Moore’s law is approaching physical limitations of CMOS scaling, and three dimensional (3D) integration technologies have been proposed as solutions.... Path Finding: Who Performs and When?
Microelectronic products all have mechanical, thermal and electrical properties that degrade until the device is permanently damaged. Path finding adds... 