3D Memory Using Conductive Lines for Vertical InterconnectsNov 06, 2013 · By Sam Forman · Materials The push for size reduction is reaching the segment of vertical interconnects. Current technology has a lower limit of approximately...