TSMC certainly did hand out keys to the city to the EDA vendors last week at OIP. Just to recap, we reported on Synopsys and Cadence CoWoS reference flow wins last week. Mentor Graphics’ nod came in the form of Partner of the Year Award for “CoWoS Design Enablement and Test Vehicle Development.” (You can find the full Mentor announcement here) Add to that this announcement from ANSYS/Apache that the company’s simulation tools have been selected to meet power noise and reliability requirements and manage thermal impact on 3D-IC structures, such as thermal run-away, stress and thermal-induced electromigration. One thing is for sure, TSMC has its based covered.
Francoise von Trapp
They call me the “Queen of 3D” because I have been following the course of…
Related Category Posts
The Role of Chiplets in Redefining Semiconductor Design
Dec 05, 2024
Chiplets are transforming the semiconductor landscape. Rather than relying on...
Five Workflows for Tackling Heterogeneous Integration of Chiplets for 2.5D/3D
Apr 15, 2024
Keeping pace with Moore’s law continues to be challenging and...
A Focus on Chiplet Verification
Jul 05, 2023
Chiplets have become a strategic asset for designers who are...
Related Tag Posts
Unpacking AI’s Power-Hungry Demands
Dec 19, 2024
With artificial intelligence (AI) spearheading many of the innovations in...
The 3D InCites Podcast Backtrack – 2024 in Review
Dec 18, 2024
Buzzsprout, the platform where the 3D InCites podcast lives, does...
It’s Time to Put AI’s Growth Into Perspective
Dec 16, 2024
These days, it seems like artificial intelligence (AI) is taking...