TSMC certainly did hand out keys to the city to the EDA vendors last week at OIP. Just to recap, we reported on Synopsys and Cadence CoWoS reference flow wins last week. Mentor Graphics’ nod came in the form of Partner of the Year Award for “CoWoS Design Enablement and Test Vehicle Development.” (You can find the full Mentor announcement here) Add to that this announcement from ANSYS/Apache that the company’s simulation tools have been selected to meet power noise and reliability requirements and manage thermal impact on 3D-IC structures, such as thermal run-away, stress and thermal-induced electromigration. One thing is for sure, TSMC has its based covered.
Francoise von Trapp
![](https://www.3dincites.com/wp-content/uploads/Francoise_KR_Portrait-1-150x150.jpg)
They call me the “Queen of 3D” because I have been following the course of…
Related Category Posts
Five Workflows for Tackling Heterogeneous Integration of Chiplets for 2.5D/3D
Apr 15, 2024
Keeping pace with Moore’s law continues to be challenging and...
A Focus on Chiplet Verification
Jul 05, 2023
Chiplets have become a strategic asset for designers who are...
Driving Collaboration Across Design Teams to Optimize 3D-IC Designs
Jun 13, 2023
Editor’s Note: Bob Smith, executive director of the ESD Alliance,...
Related Tag Posts
SEMICON West 2024: Riding the Generative AI Winds of Change
Jul 15, 2024
Deepak Chopra said, “All great changes are preceded by chaos.”...
Sustainability 101: Employee Action Groups for Sustainability
Jul 10, 2024
Lofty sustainability goals like becoming carbon neutral by a specific...
Chiplet Test: Piecing Together the Next Generation of Chips (Part 2)
Jul 09, 2024
Testing the limits: standardization and optimization of chiplet test protocols...