In response to the previous post, Bob Patti of Tezzaron Semiconductors weighed in with a solution to performing under bump metallization (UBM) on conformal (lined rather than filled) TSVs. Patti says that Dr. Zhang is correct in stating that you can’t put UBM on top of a conformal TSV. However, he suggests solving the issue by placing a pad next to the TSV and putting the UBM there. Thanks for your help, Bob! – F.v.T.
Francoise von Trapp

They call me the “Queen of 3D” because I have been following the course of…
Related Category Posts
Will the CHIPS ACT Be “DOGE’d?” And Other Musing from IMAPS Device Packaging 2025
Mar 10, 2025
There was a lot to be enthusiastic about at IMAPS...
Announcing the Winners of the 2025 3D InCites Awards
Feb 04, 2025
As advanced interconnect and advanced packaging processes take the helm...
Interconnectology Saves the World!
Jan 08, 2025
In 2007, when I was managing editor at the now...
Related Tag Posts
Artificial Intelligence is Driving Panel Level Packaging
Mar 11, 2025
TSMC has announced a roadmap to 9 reticle packages to...
SEMICON China 2025 Member Preview
Mar 10, 2025
Are you heading to SEMICON China this year? Taking place...
Cost-effective, High-performance Chips Are Driving the Move to Panel-level Processing
Mar 05, 2025
Artificial intelligence (AI) is driving the need for faster processing...